An integrated PLL tunable from 54.5 to 57.8GHz manufactured in a SiGe:C BiCMOS technology is presented. The PLL is aimed at wireless transceivers in the unlicensed band from 57 to 64GHz [1] . Existing 60GHz transceivers are based on compound semiconductors [2] . By contrast, silicon-based solutions will enable a high integration level at low cost. The known 60GHz systems utilize free-running oscillators for frequency synthesis. These solutions are subject to frequency changes due to device parameter variations with process and temperature. Our PLL solution allows a simple stabilization of the frequency. In [3], a 45GHz PLL manufactured in a SiGe bipolar technology is presented. It uses a VCO running at half the output frequency in conjunction with a frequency doubler. By contrast, the proposed PLL avoids a frequency doubler and uses a fundamental LC oscillator resulting in a higher output power at a given power consumption. Furthermore, the BiCMOS implementation allows combining fast bipolar circuitry with low-power CMOS blocks in order to achieve a high integration level. The schematic of the fully integrated PLL is presented in Fig. 21 .9.1. A VCO with a coarse and a fine-tuning input is embedded in a PLL with two parallel loops sharing the frequency divider and the phase-frequency detector (PFD). This topology allows combining a relatively wide tuning range with a low noise sensitivity [4] . The coarse tuning loop with a tuning range of 3GHz has no resistor in the loop filter, but only a large MIM capacitor to minimize the noise contribution. The fine-tuning loop contains a standard loop filter for stability. The fine-tuning range is as low as 600MHz, which minimizes the noise contribution from the fine-tuning loop.
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The PLL is fabricated in a SiGe:C BiCMOS technology with f T /f max = 200GHz/200GHz [5] . The chip micrograph of the PLL is presented in Fig. 21 .9.2. The chip size is 1000 × 800µm 2 including pads and 700×560µm 2 without pads. The VCO is based on a modified Colpitts principle in a symmetric configuration similar to [6] , and is followed by a cascade of ten static dividers. With the symmetric signal the sensitivity to substrate noise is reduced and the signal coupling to the symmetric ECL divider circuit [7] is more effective. Figure 21 .9.3 shows the measured coarse tuning range, which amounts to 3GHz. Another 600MHz tuning range results from the fine tuning. A VCO frequency around 55GHz will result in an IF of about 5GHz in a 60GHz heterodyne receiver. This will allow circuitry developed for 802.11a WLAN to be reused in an integrated 60GHz WLAN transceiver. The measured PLL lock range is from 54.5 to 57.8GHz. Figures 21.9.4 and 21.9.5 show the PLL output spectrum with different resolution. The measurements are performed on wafer using the spectrum analyzer FSEM 30 in conjunction with the harmonic diode mixer FS-Z75 for frequency extension to the V-band. To prevent mixer overload, a 20dB wave-guide attenuator is inserted. The reference spurs are 50dB below the carrier. The circuit operates from a 3V supply except for the first divide-by-two stage which needs a 4.3V supply. A signal generator provides a sine-wave reference signal from 53.2 to 56.5MHz with 100mV amplitude. The total power consumption amounts to 650mW.
An important issue is the optimization of the loop bandwidth. The high PLL output frequency results in a large PLL division factor if a commercial crystal oscillator is used to drive the PLL. This enhances the jitter contributions of the input signal and the charge pump, which are low-pass filtered in a PLL making a narrow-band PLL desirable. However, due to the absence of highquality passives in an integrated PLL, the VCO phase noise, which is high-pass filtered in the PLL, will significantly degrade the PLL jitter performance. As shown in [8] , the corresponding rms phase error contribution (in radians) can be deduced from the single-sideband phase noise S SSB [ 
